View NCP102_4849538.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NCP102 Low Dropout Linear Regulator Controller
The NCP102 is a low dropout linear regulator controller for applications requiring high-current and ultra low dropout voltages. The use of an external N-Channel MOSFET allows the user to adapt the device to a multitude of applications depending on system requirements for current and dropout voltage. An extremely accurate 0.8 V (2%) reference allows the implementation of sub 1 V voltage supplies. The reference is guaranteed over the complete supply and temperature ranges. Other features of the NCP102 are a dedicated enable input, internally compensated error amplifier and an adjustable soft-start. A minimum drive capability of 5 mA provides fast transient response. The drive current is internally limited to protect the controller in case of an external MOSFET failure. The NCP102 is packaged in a space saving TSOP-6.
Features
http://onsemi.com MARKING DIAGRAM
TSOP-6 (SOT23-6) SN SUFFIX CASE 318G 102 A Y W G 6 102AYW G G 1
1
* * * * * * * * *
4.5 V to 13.5 V Supply Voltage Range 0.8 V (2%) Voltage Reference (Temperature and Process) Programmable Regulator Output Voltage Down to 0.8 V Drive Current Capability of > 5 mA MLCC and POSCAP Compatible Programmable Soft-Start Enable Active High Space Saving TSOP-6 Package RoHS Compliant Pb-Free Package
= Device Code = Assembly Location = Year = Work Week = Pb-Free Package
(Note: Microdot may be in either location)
PIN CONNECTIONS
EN GND FB 1 2 3 (Top View) 6 5 4 VCC DRV SOFT-S
Applications
* Desktop and Laptops * Computer Peripherals such as Graphics Cards * Sub 1 V Power Supplies
VCC CHIP ENABLE 1 2 3 U1 EN NCP102 GND FB DRV SOFT-S VCC 6 CCC 5 RG 4 CFB X1 R1 COUT2 COUT1 VOUT Cin Vin
ORDERING INFORMATION
Device NCP102SNT1G Package TSOP-6 (Pb-Free) Shipping 3000/Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
CSOFT-S
R2
Figure 1. Typical Application
(c) Semiconductor Components Industries, LLC, 2008
1
January, 2008 - Rev. 1
Publication Order Number: NCP102/D
NCP102
VCC IEN EN VCC ISOFT-S GND 9.75 V + 0.8 V
UVLO VCC 15 V
SOFT-S
0.8 V + 9.75 V DRV
FB
9.75 V
Figure 2. Representative Block Diagram
PIN FUNCTION DESCRIPTION
Pin 1 2 3 4 5 6 Symbol Name EN GND FB SOFT-S DRV VCC Description Enable Input (Active High). Pull the EN pin below 0.8 V to disable the regulator and enter the standby mode operation. Ground Inverting input of the error amplifier. The output voltage is sampled by means of a resistor divider and ap plied to this pin for regulation. Programmable soft-start. An internal current source charges the capacitor connected to this pin. The softstart period ends once the voltage of the soft-start capacitor reaches 0.8 V. Gate drive for external N-Channel MOSFET. It is also the buffered output of the error amplifier. Power supply voltage input. Operating voltage range is from 4.5 to 13.5 V. A decoupling capacitor to GND should be used. A minimum of 0.1 mF is recommended.
http://onsemi.com
2
NCP102
MAXIMUM RATINGS (TA = 25C, unless otherwise noted)
Rating Main Supply Input Voltage Main Supply Input Current Enable Voltage Enable Current Soft-Start Voltage Soft-Start Current Drive Voltage Drive Current Feedback Voltage Feedback Current Thermal Resistance, Junction-to-Ambient (0.36 sq in Printed Circuit Copper Clad) (1.0 sq in Printed Circuit Copper Clad) Power Dissipation (TA = 25C, 2 oz Cu, 0.36 sq in Printed Circuit Copper Clad) Storage Temperature Range Operating Junction Temperature Range Reflow Temperature 10 seconds Symbol VCC ICC VEN IEN VSOFT-S ISOFT-S VDRV IDRV VFB IFB RqJA Value -0.3 to 15 100 -0.3 to 9.75 100 -0.3 to 9.75 100 -0.3 to 9.75 100 -0.3 to 9.75 100 230 200 0.4 -65 to 150 -40 to 125 260 W C C C Unit V mA V mA V mA V mA V mA C/W
PD Tstg TJ Treflow
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. This device series contains ESD protection and exceeds the following tests: Human Body Model (HBM) 2.0 kV per JEDEC standard: JESD22-A114 Machine Model (MM) 200 V per JEDEC standard: JESD22-A115 2. Latch-up current maximum rating: 100 mA per JEDEC standard: JESD78.
http://onsemi.com
3
NCP102
ELECTRICAL CHARACTERISTICS (VCC = 12 V, VEN = 1 V, VDRV = VFB, VSS = open, CCC = 0.1 mF. For typical values TJ = 25C. For min/max values, TJ = -40C to 125C, unless otherwise noted)
Parameter POWER SUPPLY Supply Voltage Supply Current VCC Startup Voltage VCC Turn Off Voltage VCC Hysteresis Standby Current ERROR AMPLIFIER Input Bias Current Open Loop DC Gain (Note 3) Unity Gain Bandwidth Power Supply Rejection Ratio (Note 3) DRIVE Sink Current VDRV = 6 V, VFB = 1 V VDRV = 2.5 V, VCC = 5 V VFB = 1 V VDRV = 6 V, VFB = 0.6 V VDRV = 2.5 V, VCC = 5 V, VFB = 0.6 V Low State High State IDRV = 5 mA, VFB = 1 V IDRV = 5 mA, VFB = 0.6 V, VCC = 9.5 V VDRV = 0 V, VFB = 0.6 V VDRV = open, VFB = 0.6 V IDRV(SNK1) IDRV(SNK2) IDRV(SRC1) IDRV(SRC2) VDRV(low) VDRV(high) IDRV(MAX1) IDRV(MAX2) 5.0 5.0 5.0 5.0 9.0 0.5 45 40 mA VFB = VDRV VCC = 12 V, 100 Hz VFB = 1.0 V IFB Av BW PSRR -1.0 55 50 70 0.7 1.0 mA dB MHz dB VCC = 5 V VCC = 12 V VCC increasing VCC decreasing VCC(on) - VCC(off) VEN = 0 V, VCC = 5 V VEN = 0 V, VCC = 12 V VCC ICC1 ICC2 VCC(on) VCC(off) VCC(hys) ICC(off1) ICC(off2) 4.5 4.0 3.8 0.10 1.4 1.8 4.2 4.0 0.24 0.3 0.48 13.5 3.2 3.2 4.5 4.4 0.30 0.8 1.5 V mA V V V mA Condition Min Typ Max Unit
Source Current
mA
Output Voltage
V
Drive Current Under Fault Conditions TJ = 25C SOFT-START Source Current ENABLE Source Current Input Threshold Voltage On State Off State Threshold Voltage Hysteresis REFERENCE Reference Voltage 3. Guaranteed by design.
mA
VSOFT-S = 1 V
ISOFT-S
3.5
4.5
6.2
mA
IEN VEN Increasing VEN Decreasing VEN(on) - VEN(off) VEN(on) VEN(off) VEN(hys)
5.0 0.7 0.66 -
10 0.8 0.77 35
15 0.9 0.88 -
mA V
mV
VCC = 5 V, VCC = 12 V
VREF
0.784
0.8
0.816
V
http://onsemi.com
4
NCP102
TYPICAL CHARACTERISTICS
3.00 2.75 2.50 2.25 2.00 1.75 1.50 1.25 1.00 0.75 0.50 0.25 0 -50 -25 Standby Operating 4.5 VCC = 12 V VCC, SUPPLY VOLTAGE (V) 4.4 4.3 4.2 4.1 4.0 3.9 3.8 3.7 3.6 3.5 0 25 50 75 100 125 TJ, JUNCTION TEMPERATURE (C) 150 -50 -25 0 25 50 75 100 125 TJ, JUNCTION TEMPERATURE (C) 150 Minimum Operating Start-up Threshold
ICC, SUPPLY CURRENT (mA)
Figure 3. Supply Current vs. Junction Temperature
AVOL, OPEN LOOP VOLTAGE GAIN (dB) 80 70 60 50 40 30 20 10 0 Gain Phase TJ = 25C VCC = 5 V 180 144 108 72 PHASE () 36 0 -36 -72 -108 -144 -180 0.1 1 10 f, FREQUENCY (kHz) 100 1000
Figure 4. Supply Voltage Thresholds vs. Junction Temperature
100 90 80 70 60 50 40 30 20 10 0
-50 -25 0 25 50 75 100 125 150 TJ, JUNCTION TEMPERATURE (C) VCC = 5 V, VDRV = 2.5 V, VFB = 1 V VCC = 12 V, VDRV = 6 V, VFB = 1 V
-10 -20
Figure 5. Error Amplifier Open Loop Voltage Gain/Phase vs. Frequency
IDRV(SNK), DRIVE SINK CURRENT (mA)
Figure 6. Drive Sink Current vs. Junction Temperature
IDRV(SRC), DRIVE SOURCE CURRENT (mA)
IDRV(MAX), MAXIMUM DRIVE CURRENT (mA)
30 28 25 23 20 18 15 13 10 8 5 3 0
-50 -25 0
40 37 34 31 28 25 22 19 16 13 10 -50 VDRV = open, VFB = 0.6 V -25 0 25 50 75 100 125 150 VDRV = 0 V, VFB = 0.6 V
VCC = 12 V, VFB = 0.6 V VCC = 5 V, VFB = 0.6 V
25
50
75
100
125
150
TJ, JUNCTION TEMPERATURE (C)
TJ, JUNCTION TEMPERATURE (C)
Figure 7. Drive Source Current vs. Junction Temperature
Figure 8. Drive Current Under Fault Conditions vs. Junction Temperature
http://onsemi.com
5
NCP102
TYPICAL CHARACTERISTICS
9 8 7 6 5 4 3 2 1 0
-50 -25 0 25 50 75 100 125 150 TJ, JUNCTION TEMPERATURE (C)
VEN, ENABLE THRESHOLD VOLTAGE (V)
ISOFT-S, SOFT-START CHARGE (mA)
10
0.90 0.85 0.80 0.75 0.70 0.65 0.60 -50 On State
Off State
-25
0 25 50 75 100 125 TJ, JUNCTION TEMPERATURE (C)
150
Figure 9. Soft-Start Charge Current vs. Junction Temperature
0.90
VREF, REFERENCE VOLTAGE (V)
Figure 10. Enable Threshold Voltages vs. Junction Temperature
0.88 0.86 0.84 0.82 0.80 0.78 0.76 0.74 0.72 0.70
-50 -25 0 25 50 75
VCC = 5 V
100
125
150
TJ, JUNCTION TEMPERATURE (C)
Figure 11. Reference Voltage vs. Junction Temperature
http://onsemi.com
6
NCP102
DETAILED OPERATING DESCRIPTION The NCP102 is a low dropout linear regulator controller for applications requiring high-current and ultra low dropout voltages. The use of an external N-Channel MOSFET allows the user to adapt the device to a multitude of applications depending on system requirements for current and dropout voltage. An extremely accurate 0.8 V (2%) reference allows the implementation of sub 1 V voltage supplies. The reference is guaranteed over the complete supply and temperature ranges. Other features of the NCP102 are a dedicated enable input, internally compensated error amplifier and an adjustable soft-start. A minimum drive capability of 5 mA provides fast transient response. The drive current is internally limited to protect the controller in case of an external MOSFET failure. The NCP102 is packaged in a space saving TSOP-6.
SUPPLY VOLTAGE
Equation 1 relates the output voltage to the internal reference voltage and external resistors R1 and R2.
V out + V REF @ R1 ) R2 R2 ERROR AMPLIFIER
(eq. 1)
The NCP102 supply voltage range is between 4.5 V and 13.5 V. The controller is enabled once the supply voltage exceeds its minimum supply threshold, typically 4.5 V. The minimum operating voltage is reduced to 4.2 V (typical) once the controller is enabled to provide noise immunity. A bypass capacitor is required on the VCC pin to provide charge storage during power up and transient events. A minimum of 0.1 mF is recommended.
DRIVE OUTPUT
The NCP102 has a wide bandwidth error amplifier. It allows the user to implement a wide bandwidth feedback loop resulting in better transient response and lower system cost. It requires the user to compensate the system. A narrow bandwidth error amplifier usually does not require external compensation but it requires more output capacitance to meet typical transient requirements. The output of the error amplifier is available for frequency compensation. A capacitor (CCOMP) can be placed between the DRV and FB pins. In most cases the resistor is not needed. The uncompensated error amplifier dominant pole is approximately 1.65 Hz. Any external capacitance between the DRV and FB pins reduces the dominant pole frequency due to the Miller multiplication effect. Equation 2 relates the dominant pole frequency to CCOMP.
f pole + 6.7016 @ C COMP *0.846 EXTERNAL ENABLE
(eq. 2)
A powerful error amplifier (EA) capable of driving an external MOSFET is built into the NCP102. The output of the error amplifier is connected to the DRV pin. It has a minimum drive current capability of 5 mA providing a fast transient response. The EA is biased directly from VCC. The DRV voltage follows VCC up and it is internally clamped to 9.75 V (typ.). This allows the use of external MOSFETs with a maximum gate voltage of 12 V. The DRV current is provided directly from VCC. Therefore, the VCC capacitor should be large enough to maintain a constant VCC during power up and transients. Otherwise, the supply voltage may collapse reaching the controller undervoltage lockout threshold.
INTERNAL REFERENCE
The EN input allows the NCP102 to be remotely enabled. An internal 10 mA (typ.) current source pulls up the EN voltage. The EN pin is internally pulled to VCC or 9.5 V, whichever is lower. The controller is enabled once the EN pin voltage exceeds 0.8 V (typ.). The controller is disabled by pulling down on the EN pin. Figure 12 shows the relationship between enable and soft-start.
EN
SOFT-S
Vout
The internal 0.8 V reference facilitates the implementation of sub 1 V supplies required in modern computing equipment. The internal reference is trimmed during manufacturing to obtain better than 2% accuracy over the complete operating range. The output voltage, Vout, is programmed using a resistor divider (R1 and R2) as shown in Figure 1. The resistor divider senses the output voltage and compares it to the internal 0.8 V reference.
tSOFT-S
Figure 12. Relationship Between Enable and Soft-Start
The EN pin can be connected to VCC if the enable feature is not used. If connected to VCC and VCC is higher than 9.5 V a resistor in series should be used to limit the current into the EN pin as the pin is internally clamped to 9.5 V. A minimum of 40 kW is recommended.
http://onsemi.com
7
NCP102
SOFT-START
Soft-start reduces inrush current and overshoot of the output voltage. The adjustable soft-start built into the NCP102 allows the user to select the optimum soft-start time for the application. The soft-start time is set with a capacitor from the SOFT-S pin to ground. Soft-start is achieved by controlling the slope of the DRV voltage based on the slope of the soft-start capacitor voltage, CSOFT-S. The capacitor is charged to VCC with a constant 4.5 mA (typ.) current source, ISOFT-S. This results in a linear charge of the soft-start capacitor and thus the output voltage. The soft-start period, tSOFT-S, ends once the capacitor voltage reaches 0.8 V (typ). The soft-start capacitor is calculated using Equation 3.
t SOFT*S + c SOFT*S @ 0.8 I SOFT*S
(eq. 3)
Vout (slave) Soft-Start (slave)
Vout (master)
Soft-Start (master)
Figure 13. Power-up Sequencing Waveforms
The soft-start capacitor is internally pulled to GND when VCC is not within its operating range or the controller is disabled using the EN pin.
POWER SEQUENCING
Power sequencing will affect the soft-start time calculated using Equation 3 because the soft-start capacitor charge current is now increased by the enable charge current. The soft-start time is calculated using Equation 3 by replacing ISOFT-S with the sum of IEN and ISOFT-S.
APPLICATION INFORMATION
Power sequencing can be easily implemented using the SOFT-S and EN pins. This is achieved by directly connecting the SOFT-S pin of the master controller to the EN pin of the slave controller. If VCC is above 9.5 V a resistor divider is required to limit the voltage on the EN pin because the pin is internally clamped to 9.5 V. Figure 13 shows the timing waveforms of the master and slave controllers.
ON Semiconductor provides an electronic design tool, a demonstration board and an application note to facilitate design using the NCP102 and to reduce development cycle time. All the tools can be downloaded at www.onsemi.com. The electronic design tool allows the user to easily determine most of the system parameters of a linear regulator. The tool also evaluates the frequency response of the system. The demonstration board is designed to generate a 1.2 V/3 A voltage supply from a 1.8 V supply. The circuit schematic is shown in Figure 14 and the regulator design is described in Application Note AND8303.
Vin J1 J2 TP12 Open TP2a TP2
VCC
TP1 R8 ENABLE 1 k J5 C11 100 p MMBT3904 Q3 R7 365 k R6 10 k 1 2 3 EN GND FB
U1 VCC DRV SOFT-S NCP102 TP4 C1 0.01 6 5 4
TP5 0.01 C3
C10 470
C5 4.7
C6 0.1 Vout
NTD40N03 R1 200 C4 100 p R5 0 Q1 R2 Q2 TP6a 100 TP7 R3 10 k TP8 TP9 TP10 TP11 GND J4 J6 C7 1000 C8 4.7 C9 0.1
J3 TP6
TP3 R4 20 k
Figure 14. Circuit Schematic
http://onsemi.com
8
NCP102
PACKAGE DIMENSIONS
TSOP-6 CASE 318G-02 ISSUE M
A L
6 5 1 2 4
S
3
B
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MILLIMETERS DIM MIN MAX A 2.90 3.10 B 1.30 1.70 C 0.90 1.10 D 0.25 0.50 G 0.85 1.05 H 0.013 0.100 J 0.10 0.26 K 0.20 0.60 L 1.25 1.55 M 0_ 10 _ S 2.50 3.00 INCHES MIN MAX 0.1142 0.1220 0.0512 0.0669 0.0354 0.0433 0.0098 0.0197 0.0335 0.0413 0.0005 0.0040 0.0040 0.0102 0.0079 0.0236 0.0493 0.0610 0_ 10 _ 0.0985 0.1181
D G M 0.05 (0.002) H C K J
SOLDERING FOOTPRINT*
2.4 0.094
1.9 0.075
0.95 0.037 0.95 0.037
0.7 0.028 1.0 0.039
SCALE 10:1
mm inches
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
The products described herein (NCP102), may be covered by one or more of the following U.S. patents: 7,307,476. There may be other patents pending.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
http://onsemi.com
9
NCP102/D

▲Up To Search▲

Price & Availability of NCP102

	To Download NCP102 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .